|
If you're looking for a solution to prevent corruption of the operation of devices driven by FPGA and wish to limit the amount of ground bounce present at the output, the Xilinx PlanAhead 10.1 design analysis tool's signal integrity feature may be just what you need since it provides you with a function to check limits for WASSO analysis.
|
(
(